Files: 1 Total size: 26.2 MB Total requests: 2 Last access time: 1 day, 16 hours
|
Логическое проектирование на SystemVerilog - Дональд Томас - 2019.pdf
7 months, 3 weeks
Files: 1 Total size: 42.9 MB Total requests: 33 Last access time: 2 days, 21 hours
|
Taraate V. SystemVerilog for Hardware Description...Design...2020
9 months, 1 week
Files: 1 Total size: 5.2 MB Total requests: 43 Last access time: 1 week, 1 day
|
Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them-Mantesh
9 months, 1 week
Files: 3 Total size: 11.9 MB Total requests: 121 Last access time: 14 hours, 33 minutes
|
Дональд Томас - Логическое проектирование и верификация систем на SystemVerilog - 2019.pdf
11 months
Files: 1 Total size: 4.5 MB Total requests: 445 Last access time: 9 hours, 4 minutes
|
Learn SystemVerilog Assertions and Coverage Coding in-depth
1 year, 5 months
Files: 5 Total size: 745.0 MB Total requests: 499 Last access time: 2 hours, 3 minutes
|
Files: 1 Total size: 6.6 MB Total requests: 190 Last access time: 3 days, 21 hours
|
SystemVerilog Beginner Write Your First Design &TB Modules
2 years, 1 month
Files: 4 Total size: 448.2 MB Total requests: 127 Last access time: 1 day, 19 hours
|
SystemVerilog Design Start Programming Your Own ICs in HDL
2 years, 1 month
Files: 3 Total size: 540.1 MB Total requests: 273 Last access time: 3 days, 13 hours
|
Bruno F. FPGA Programming for Beginners...with SystemVerilog 2021
2 years, 1 month
Files: 1 Total size: 16.3 MB Total requests: 245 Last access time: 16 hours, 6 minutes
|